List of	Patents		olications State necessary)			2P17280	Applic		tin K. Brasi	k el a	
REFERENCE DESIGNATION						U.S. PATENT DOCUMENTS					
Examiner Initials			Document I	No.			·	Class Sub- Class		Filing date if appropriate	
-311	1112	AA	5,625,217		Chau	ot al		257	412	-	
6mb		AB	5,753,560		Chau et al. Hong et al.			438	402	+	
mus		AC	5,783,478		Chau et al.			438	592	+-	
MUS		AD	5,891,798		Doyle et al.			438	624	+-	
V. Muse		AE	6,063,698		Tseng et al.			438	585	+-	
mus		AF	6,087,261		Nishikawa et al.			438	685	\top	
In		AG	6,184,072		Kaushik et al.			438	197	1	
	vV	AF	6,306,742 B1		Doyle et al.			438	591	1	
	u.J	Al	6,391,802 B1		Delpech et al.			438	785	\top	
Im	ull	AJ	6,420,279		Ono et al.		·· <u>····</u>	48	785	\top	
Mino		AK	6,475,874		Xiang et al.			438	396	1	=
(Mass		AL	6,544,906		Rotondaro et al.			438	785	 	
	UI UI	AM	US2003/03	2303	Yu et			438	770	+-	· · · · · -
		1 , 1111	1 3 0 2 3 0 0 7 0 3			PATENT DOCU	MENTS	1 100	1110		<u></u>
	Γ	Docum	ent No.	Date		Country		Class	Sub-Clas		Translation
	AM										
	AN										
IIN TUN TUN	9	AP Ro	obert Chau et et al., "Dual- 03, 1 page.	al., "A 56 Metal Ga	Onm De ate Tech	EEE, 4 pages. pleted-Substrate	p-Submici	on CMOS	Devices",	dated	April 29,
Mb		AR Fe	Schwantes et al., "Performance Improvement of Metal Gate CMOS Technologies with Feature Sizes", Technical University of Hanburg-Harburg, 5 pages. Chau et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Having A High-K Gate Dielection of Making Semiconductor Device Device Device Devi								
m	, ,							Having a I	High-K Gate	e Diel	ectric",
AS Serial No. 10/082,530, Filed February 22, 2002 Parker et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielectric", Serial No. 10/285,915, Filed October 31, 2002								electric",			
MI)		Cr	nau et al., "A l	Method o	of Makin	g Semiconductovember 5, 2002		Having a I	High-K Gate	e Diel	ectric",
Am)		Pa	rker et al., "A	Method	of Maki	ng Semiconduc	tor Device	Having a	High-K Ga	te Di	electric",
AV Serial No. 10/315,268, Filed December 10, 2002 Doczy et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having a High-K Gate Dielection of Making Semiconductor Device Having and Making Semiconductor Device Having Advanced Devic							electric",				
DU.		Br	Brask et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielectric", Serial No. 10/387,303, Filed March 11, 2003								
m		Br	Brask et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielectric", Serial No. 10/391,816, Filed March 18, 2003								
m		Cr		Method f	or Makii	ng a Semicondu	ctor Devi	e Having	a Metal Ga	te Ele	ectrode",
Inc		BA Br		Method 1	or Maki	ng a Semicondo	uctor Devi	ce Having	a High-K C	ate (Dielectric",
				, ,		Considered					
Examir	ner 🦯	/2 5	LMA		Date	onsidered _	13/05				

Form F	PTO-1	449 (N	1odif	ied)	Atty Docke	Q(d∷a	6 /	Serial No.:	10/652	,796	
				ications S ecessary	Statement	NOA O E		Applicant:	Justin	K. Brask et	al.
(030 30		311001	, , , , ,	cocssary	L. L	Ze TRADE	MARKON	Filing Date	: August	28, 2003	
REFER	RENCI	E DES	IGN	ATION				OCUMENTS			
Examir Initials			Docume	nt No.			···	Class	Sub- Class	Filing date if appropriate	
11m	10	A	Ā	6,121,09	14	Gardn	er et al.		438	287	
merts			В	6,436,777		Ota			438	305	
1.mus		Α	Ñ	6,514,828		Ahn et al.			438	297	
Imio			D.	6,617,209		Chau et al.			438	240	
Mus			Ē	6,617,210		Chau et al.			438	240	
0100	12		F	US2002/0197790 US2003/0045080		Kizilyalli et al. Visokay et al.			438	240	
<u> 17/11</u>	20		G H	052003	0045080	VISOK	ay et al.		438	591	
			<u> </u>			 				-	
			" —			 	-		 		
			K			İ					
			L								
			M			<u> </u>	<u> </u>				
·			N			<u> </u>					
			O P			 	· · · · · · · · · · · · · · · · · · ·		<u> </u>		
		<u>. l. ′</u>	··		FO	REIGN	PATEŅT [OCUMENTS	<u></u>		
No.			Document No.		Date	Date			Class	Sub-Class	Translation
	AC		<u> </u>								
<u>-</u>	AR								\rightarrow		
	AT				\						
	AU									 	
				OTHER	ART (Inclu	ding Au	thor, Title	, Date, Pertine	ent Pages,	etc.)	
M		AV			et al., "Dual erkeley.edu			OS Gate Techr	nology Base	d on Metal	Interdiffusion,"
		AW			•						
		AX									
		AY									
		AZ		· •		-					
Examir	ner	lau	1	211	nc	Date (Considered	2/2/05			
	NÉR:	Initial	if re	ference c	onsidered,			ition is in confo			
through applica		igo-if n	ot in	conform	ance and no	ot consid	dered. Inc	lude copy of thi	is form with	next comm	unication to